当前位置:首页 >> >> Low Power Design of Pipelined ADC for Power Line Baseband Communication

Low Power Design of Pipelined ADC for Power Line Baseband Communication


龙源期刊网 http://www.qikan.com.cn Low Power Design of Pipelined ADC for Power Line Baseband Communication 作者:Yang Chen Xuejing Liu 来源:《电子世界》2013 年第 04 期 Abstract:This paper presents a 10bit 5MS/s pipelined analog-to-digital converter(ADC)for single carrier power line communication transceiver.It’s a low-power method by using switched op amp technique,and proposes the switch capacitor(SC)bias circuitry to solve the startup issue of the current bias.Two common-mode feedback networks are employed to solve the problem of common-mode stability.Removes the sample and hold circuitry(SHA)to further reduce power consumption.Simulation result shows that the proposed ADC achieves 9.6 ENOB,75.8dB SFDR.The power consumption is 0.6 mA for 1.8V supply voltage. Index Terms:Pipelined ADC;switched op amp;switch capacitor bias;SHA-less 1.Introduction The proposed pipelined ADC is used in single carrier power line communication system.The carrier frequency is 132 KHz and maximum sampling frequency should be supported to 5 MHz .Recently,low-power pipelined ADC design is mainly focused on the following aspects: sample and hold circuit removing technique[1],op amp sharing[2],digital background calibration[3].Sample and hold circuit removing configuration is suitable for low frequency application.Digital background calibration technique is useful for high-speed,high resolution and deep submicron process,such as 65 nm[3].For180nm process,as well as low-speed,mediumaccuracy pipelined ADC,the power consu

赞助商链接
更多相关文档:

低功耗Pipeline ADC研究与设计毕业论文

低功耗Pipeline ADC研究与设计毕业论文_其它_高等教育_教育专区 暂无评价|0人阅读|0次下载低功耗Pipeline ADC研究与设计毕业论文_其它_高等教育_教育专区。低功耗 ...

信号链应用笔记list

design in high-speed data acquisition systems Low-Power, High-Intercept ...ADC Inputs SBAA127 Pipelined ADCs High-Speed Data Conversion Clocking High-...

pipeline ADC采样保持电路的研究

pipeline ADC采样保持电路的研究_工学_高等教育_教育专区。pipeline ADC采样保持电路的研究Pipeline ADC 采样保持电路的研究 Pipeline ADC 的原理如图 1 所示。其在...

专业英语的课堂作业

pipelined execution with multiple instruction streams... low cost, low power devices ideally suited for...It is now possible to obtain high speed ADC’s...

专业英语复习资料

low cost, low power devices ideally suited for...It is now possible to obtain high speed ADC’s...In a pipelined architecture, instruction execution ...

单片机翻译

pipelined RISC, single cycle per instruction ...Baseband, the RXIQ ADC and the TXIQ DAC, the...low before the VCCK power starts to fall from ...

NXP ADC1213D双路125Msps模数转换方案

and low power at sample rates up to 125 Msps....baseband to input frequencies of 170 MHz or more...pipelined ADC core 3.3V, 1.8V single supplies ...

ADC

(尤其是位数较多时) 精确位相对低 VrT Vin R/2 + Ov erf low R + R +...Subrangling)型 ADC,而从 转换时序角度又可称为流水线(Pipelined)型 ADC(后面...

高精度Pipeline ADC中的电容匹配

高精度Pipeline ADC中的电容匹配_电子/电路_工程科技_专业资料。高精度 Pipeline ADC 中的电容匹配很多初学者应该都听说过:“pipeline ADC 中最初几级 MDAC 的...

更多相关标签:
网站地图

文档资料共享网 nexoncn.com copyright ©right 2010-2020。
文档资料共享网内容来自网络,如有侵犯请联系客服。email:zhit325@126.com