当前位置:首页 >> >> Low Power Design of Pipelined ADC for Power Line Baseband Communication

Low Power Design of Pipelined ADC for Power Line Baseband Communication


龙源期刊网 http://www.qikan.com.cn Low Power Design of Pipelined ADC for Power Line Baseband Communication 作者:Yang Chen Xuejing Liu 来源:《电子世界》2013 年第 04 期 Abstract:This paper presents a 10bit 5MS/s pipelined analog-to-digital converter(ADC)for single carrier power line communication transceiver.It’s a low-power method by using switched op amp technique,and proposes the switch capacitor(SC)bias circuitry to solve the startup issue of the current bias.Two common-mode feedback networks are employed to solve the problem of common-mode stability.Removes the sample and hold circuitry(SHA)to further reduce power consumption.Simulation result shows that the proposed ADC achieves 9.6 ENOB,75.8dB SFDR.The power consumption is 0.6 mA for 1.8V supply voltage. Index Terms:Pipelined ADC;switched op amp;switch capacitor bias;SHA-less 1.Introduction The proposed pipelined ADC is used in single carrier power line communication system.The carrier frequency is 132 KHz and maximum sampling frequency should be supported to 5 MHz .Recently,low-power pipelined ADC design is mainly focused on the following aspects: sample and hold circuit removing technique[1],op amp sharing[2],digital background calibration[3].Sample and hold circuit removing configuration is suitable for low frequency application.Digital background calibration technique is useful for high-speed,high resolution and deep submicron process,such as 65 nm[3].For180nm process,as well as low-speed,mediumaccuracy pipelined ADC,the power consu

更多相关文档:

Low Power Design of Pipelined ADC for Power Line Baseband ....doc

Low Power Design of Pipelined ADC for Power Line Baseband Communication_外语学习_教育专区。Low Power Design of Pipelined ADC for Power Line Baseband ...

基于MATLAB的新型Pipeline ADC的建模和仿真.pdf

基于MATLAB的新型Pipeline ADC的建模和仿真_电子/电路_工程科技_专业资料。在MATLAB/Simulink的平台上,设计并实现了一种新的10 bit Pipeline ADC的系统仿真模型.针对...

Low Power Design of Pipelined ADC for Power Line Baseband ....doc

Low Power Design of Pipelined ADC for Power Line Baseband Communication_专业资料。龙源期刊网 http://www.qikan.com.cn Low Power Design of Pipelined ADC ...

1.5λpipelined ADC.doc

龙源期刊网 http://www.qikan.com.cn 1.5 位 pipelined ADC 单级传函的数模分析 作者:李博 张科峰 来源:《现代电子技术》2012 年第 04 期 摘要:1.5 位结构...

14 bit 0.35μm BiCMOS pipeline ADC_图文.pdf

14 bit 0.35μm BiCMOS pipeline ADC_计算机硬件...7 Performance at Baseband REFERENCES [1] Moreland... A 10b,50M Pipelined AD... 22页 免费 A ...

A Low-Power 14-Bit 2MSamples Pipelined ADC with On-Chip 32-....pdf

A Low-Power 14-Bit 2MSamples Pipelined ADC with On-Chip 32-bit Correction Processor_专业资料。A Low-Power 14-Bit 2MSamples Pipelined ADC with On-Chip...

一种基于循环ADC结构的可配置Pipeline ADC系统设计_论文.pdf

工作频率可配置在10/20/40MHz.考虑电路中的增益有限性等因素的影响,使用Matlab对系统建模并仿真.系统仿真结果表明,可配置的Pipe-lineADC系统能够达到满意的SNR、...

A Novel Power Optimization Method by Minimum Comparator ....pdf

A Novel Power Optimization Method by Minimum Comparator Number Algorithm for ... adteh pim irbtno sltn ruhppleADCsae eue yn hnteotmudsiuo frouostog ...

1.5位pipelined ADC单级传函的数模分析_论文.pdf

1.5位pipelined ADC单级传函的数模分析_电子/电路_工程科技_专业资料。1.5位结构是构成pipelined ADC的基本单元,总结了2位向1.5位方案传函的演变过程,但对转换的...

A 10b 320M Self-Calibrated Pipeline ADC.pdf

The prototype ADC is fabricated in 90nm low-power CMOS technology, and its... A 10b,50M Pipelined AD... 22页 免费 10bit 20M_pipeline ADC 38页 2...

(kan bu dong)13-bit 205 MS Time-Interleaved Pipelined ADC ....pdf

I. I NTRODUCTION High resolution low power pipelined analog-to-digital ...Tourette for their technical advice and contribution in the analog ADC design...

用于Pipeline ADC的参考电压和参考电流的电路系统_论文.pdf

用于Pipeline ADC的参考电压和参考电流的电路系统_电子/电路_工程科技_专业资料。当前,许多通讯系统中需要高速、高分辨率的模数转换器。相比较其他结构的ADC,流水线...

...kss Digitally Self-Calibrated Pipelined Algorithmic ADC_....pdf

Pipelined Algorithmic ADC_信息与通信_工程科技_专业...amplifier, essentially doubling power and complexity...low output resistance of short channel MOSFET’s....

A 10b 100MSs 4.5mW Pipelined ADC with a Time]_图文.pdf

A 10b 100MSs 4.5mW Pipelined ADC with a Time]_工学_高等教育_教育专区。...Many techniques have been reported to achieve a low-power design by ...

A 9b 165MSls 1.8V Pipelined ADC with All Digital Transistors ....pdf

A 9b 165MSls 1.8V Pipelined ADC with All Digital Transistors Amplifier_信息... low supply, low power, ADC is the design of the inter-stage amplifier....

12Bit 40MSPs Pipeline ADC关键模块的设计.pdf

12Bit 40MSPs Pipeline ADC关键模块的设计_电子/电路_工程科技_专业资料。自然... A 10b,50M Pipelined AD... 22页 免费 A 14-b 12-MS-s CMOS Pi....

LOW-VOLTAGE PIPELINED ADC USING OPAMP-RESET SWITCHING ....pdf

LOW-VOLTAGE PIPELINED ADC USING OPAMP-RESET SWITCHING TECHNIQUE_专业资料。A low-voltage opamp-reset switching technique (ORST) which avoids clock boosting/...

基于LMS自适应滤波技术的双通道时间交织PipelineADC的设计.pdf

基于LMS自适应滤波技术的双通道时间交织PipelineADC的设计_电子/电路_工程科技_专业资料。自然界中存在的信号大部分都是模拟信号,需要经过ADC(模数转换器)将模拟信号...

...and Analysis of a High-speed Comparator in a Pipelined ADC....pdf

Design and Analysis of a High-speed Comparator in a Pipelined ADC_计算机...From the simulation results, it has 0.49mw power dissipation, 6.5mv low ...


更多相关标签:
网站地图

文档资料共享网 nexoncn.com copyright ©right 2010-2020。
文档资料共享网内容来自网络,如有侵犯请联系客服。email:zhit325@126.com